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Abstract 
In the present work the performance of delta doping dual material based double gate and single gate structures of different types 
of MOS devices have been studied. Through this the RF performances of the devices are presented by the calculation of different 
parameters such as Cut-off frequency, capacitance and figure of merits etc. For overall study the insulating layer is considered as 
a high k dielectric material Si3N4   and the gate length has been reduced to minimum of 10nm . 
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1. Introduction 
For realization of a high-speed and high-packing density, MOS integrated circuits, the dimensions of MOSFETs 
have continued to reduce according to the scaling law proposed by Den nard et al. [1] ,that improves the device 
performance which is the most  challenging goal of the microelectronics community. A number of device 
engineering schemes such as source/drain engineering [2-3], dual material gate (DMG) technology [4] etc. 
employed during the past decades. As the channel length decreases that causes immunity against short-channel 
effects (SCEs) [5-8]. By using a higher quality material, there is an improvement of performance, such as high cut-
off frequency ( fT )  and high figure of merit (F). However, two major problems persist, namely, short-channel effects 
and gate transport inefficiency. Short-channel effects (SCEs), arises with the reduction of channel length, which 
causes the threshold voltage dependency on the channel length.  The dual gate (DG) FET structure is an alternative 
method to overcome the short-channel effects [9-10].But this structure does not improve the electron transport 
efficiency. For DG FET the challenge is not only related to technological difficulties in fabricating two closely 
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separated gates, but  also the inherent fringing capacitance exist in between the two gates ,which rises significantly 
as separation of the two gates become close to or smaller than the channel depth as the device requires. The DMG 
technology was proposed to enhance the immunity against SCEs [11-12]. This DMG technology has also been 
implemented to DG MOSFET for its performance improvement [13-14]. For n-channel  the DMG MOSFET, the 
work function of the gate material (M1) close to the source is chosen higher than that close to the drain end (M2) [15-
17]. As a result, the electric field and electron velocity along the channel suddenly increases near the interface of the 
two gate materials, that improves the gate transport efficiency. This implies that the threshold voltage under gate 
material M1 is higher than that under gate material M2. In 2011 and 2012 the effect of gate stack (GS) DMG design 
with nano-scale DG MOSFET and GC on DMDG MOSFET with the channel length 15nm is investigated 
respectively by Sharma et al. [18-19]. 
 
This work indicates, a systematic investigation of  RF performance for delta doping dual material single gate 
(DMSG), DM double gate (DMDG), SMSG SOI and  DMSGSOI MOSFETs separately, by taking dielectric as 
Si3N4 ( k=7.8) . The important RF parameters like intrinsic terminal capacitances i.e gate-to-source capacitance Cgs, 
gate-to-drain capacitance Cgd, cut-off frequency (fT) and figure of merit (F)are examined. The direct tunnelling 
current through SiO2 may be too high for acceptable standby power consumption. So, an alternative solution is 
silicon nitride as dielectric stack, which is compatible with CMOS processes. Therefore, a process that combines the 
advantages of dual-metal gate and the Si3N4 gate dielectric which is suitable for high speed switching application 
would be an attractive technology option for scaling the conventional MOSFET structures much below 0.1 um [20]. 
2. Device structure and Simulation 
2.1. Structure 
All the device structure DMSG, DMDG, SMSGSOI and DMSGSOI MOSFETs shown in Fig.1 are designed  with 
the gate length  L = 10 nm, silicon film thickness tsi=5nm, nitride thickness tb=1nm  and effective gate nitride  
thickness tg=.5nm .The heavily doped source/drain regions with n-doping concentration N+ of 1020cm-3 and delta 
doping region with doping concentration 1022cm-3isconsidered. Here the   two different materials with different 
work functions in a DG-MOSFET is merged into one single gate to obtain a new device structure i.e known as dual 
material gate (DMG) MOSFET. A material with higher work function selected as gate material 1, which is close to 
the source, and a material with lower work function as material 2, which is close to the drain. For all structure, the 
gate M1(toward the source side) and gate M2(toward the drain side) are the two gate electrodes with length LM1 and 
LM2 (LM1:LM2=1:1) , The effective gate length L is chosen as such that ( L=LM1+LM2). The metal work functions of 
two gate electrodes are taken as qφM1=4.9evand qφM2=4.8ev. In the DG MOSFET, the silicon film is kept practically 
un-doped (1017 cm−3). 
 
The performance of the devices is studied through ATLAS device simulator [24]. Simulations have been performed 
using physical models accounting for the electric-field-dependent carrier mobility with velocity saturation, 
Shockley–Read–Hall recombination/generation with doping-dependent carrier lifetime, Auger recombination along 
with Fermi–Dirac statistics, and band gap narrowing. The mobility model used is the inversion layer Lombardi CVT 
mobility model, wherein the phonon scattering model, concentration-dependent mobility, high-field saturation 
model, and mobility degradation at interfaces are included. The local electric-field-dependent model calculates 
mobility at every point in the inversion layer as a function of the net electric field at that point. 
 
For above designed structure the RF performances are investigated. For the said purpose the parameter such as 
the cut-off frequency, figure of merit, terminal capacitances, i.e., gate-to-source capacitance Cgs and gate-to-drain 
capacitance Cgd are studied and comparison is made among these devices. Parameter specifications of four different 
structures are shown in table 1. 
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Fig.1Schematic structures of n-channel delta doping MOSFETs (a) DMSG MOSFET. (b) DMDG MOSFET. (c) SMSG SOI MOSFET. (d)   
DMSG SOI MOSFET. 
 
Table 1.Parameter specifications of the Model 
 
Device 
type 
Gate (nm) 
Length(L) 
L1:L2 qφM1 
(eV) 
qφM2 
(eV) 
High-k 
( ) 
tg 
(nm) 
 
tb 
(nm) 
NA 
cm-3 
ND 
cm-3 
DMSG 10 1:1 4.9 4.8 7.8 .5 1 1020 1017 
DMDG 10 1:1 4.9 4.8 7.8 .5 1 1020 1017 
SMSGSOI 10 1:1 4.9 4.8 7.8 .5 1 1020 1017 
DMSGSOI 10 1:1 4.9 4.9 7.8 .5 1 1020 1017 
3.  Results and Discussion 
The intrinsic gate capacitances play  a vital role in RF applications for MOSFET devices, the source region supplies 
the inversion layer charge .Thus the supply of the majority carriers from the source can take place within  the 
relaxation time of picoseconds. Therefore the inversion layer responds to very high frequencies because of the 
ability of channel charge to respond to high frequencies. The high frequency capacitance Cgs between the gate and 
source of MOSFET at inversion is equal to Cox. As a result the CgsVs. Vgs graph of the MOSFET is identical to the 
low frequency C-V characteristics of the MOS capacitor. 
 
The capacitances Cgs and Cgd for different values of Vgs are plotted in fig.2 and fig.3 respectively. The value of Cgs 
for different devices is at a constant frequency of 1 MHz The density of electron is considerably less at the source 
end as compared to the drain end. This is due to the fact that the channel at the source side has a higher threshold 
voltage due to the higher work function material at the source side. For both the cases the gate-to-source capacitance 
of DMDG devices is more prominent in saturation region. The larger values of Cgd in the case of the DMDG device 
result from capacitance coupling between drain and gate electrodes.  In both figures, it is clearly visible that, for Vds 
of 1.0 V, both the capacitances Cgs and Cgd for the three devices, except DMDG, are approximately equal for a gate 
voltage around 2.0 V. 
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Fig.2 Comparison of gate to source capacitance for four different    structure as a function of gate  to source voltage 
 
 
 
Fig.3   Comparison of gate to drain capacitance for four different structure as a function of gate  to source voltage. 
 
 
The cut-off frequency fT is the frequency when the current gain is unity. The variation of cut-off frequency fT with 
channel length L is shown in Fig. 4. For all the device, fT is extracted at a gate voltage of Vgs = 1.0 V while Vds = 1.0 
V. The DMDG shows the highest fT when compared with other devices. 
 
 
Fig.4Cutoff  frequency fT as a function of channel length 
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The approximate values of fT is calculated using the equations:      
Where Cgs  is the gate-to-source capacitance and gm  is the trans-conductance respectively.  
 
 
Fig.5  Cutoff  frequency  fT as a function of Drain current. 
 
For different structure the figure of merit is calculated .The variation of figure of merit Vs trans-conductance is 
shown in fig.6.The higher value of  F  is observed in case of DMDG MOSFET. 
  
 
Fig.6   Figure of merit as a function of Trans conductance 
 
4. Conclusion 
In this paper four different types of device architecture have been analysed with the influence of channel 
engineering to enhance the RF performance. Among   these DMDG structure provides higher cut-off frequency and 
high figure of merit. As the both SOI structure gives the higher value of leakage current thus shows the reduction of   
SCE.  
References 
1. Dennard RH, Gaensslen FH, Yu HN, Rideout VL, Bassous E, and Leblanc AR. Design of ion-implanted MOSFET’s with very small physical 
dimensions. IEEE J. Solid-State Circuit s 1974; SC-9: 256-68. 
2. Kranti A and Armstrong GA. Optimization of the source/drain extension region profile for suppression of short channel effects in sub-50 nm 
DG MOSFETs with high-κ gate dielectrics. Semicond. Sci. Technoln 2006; 21:1563-72. 
3. Lin Y, Chao and Woo JCS. Source/drain engineering for parasitic resistance reduction for germanium p-MOSFETs  IEEE Trans. Electro 
.Devices 2007;54:2750-55. 
287 S.S. Mohanty et al. /  Procedia Computer Science  57 ( 2015 )  282 – 287 
4. Kim YH, Cabral C, Gusev Jr EP, Carruthers R, Gignac L, Gribelyuk M, Cartier Zafar , Copel E, SMV Narayanan, Newbury J, Price B, 
Acevedo J, Jamison P, Linder B, Natzle W, Cai J, Jammy R, and Ieong M. Systematic study of work function engineering and scavenging effect 
usingNiSi alloy FuSimetal gates with advanced gate stacks  In: Proc. IEEE Int. Electron. Devices Meet. Tech. Dig ;2005.p. 657–660. 
5 .Liang X and Taur Y. A 2-D Analytical Solution for SCEs in DG MOSFETs. IEEE Trans. Electron. Devices  2004;  51:1385-91. 
6. Tsormpatzoglou A, Dimitriadis AC, Clerc R, Rafhay Q,Pananakakis G, and Ghibaudo G.Semi-analytical modeling of shortchannel effects in 
Si and Ge symmetrical double-gate MOSFETs. IEEETrans. Electron. Devices 2007; 58 :1943-52. 
7. Diagne B, Pregaldiny F,Lallement C, Sallese JM, and Krummenacher F.Explicit compact model for symmetrical double-gate MOSFETs 
including solutions for small-geometry effects.  Solid-State Electron 2008; 52: 99-106. 
8. Hamid HAE, Guitart JR, and Iniguez B. Two-dimensional analytical threshold voltage and subthreshold swing models of undoped symmetrical 
double-gate MOSFETs IEEE Trans. Electron. Devices 2007;54:1402-08. 
9. Furntsuka T,Ogawa M, and Kawamura N. GaAs dual gate MESFET’s. IEEE Trans. Electron Devices 1978; ED-25:580-85. 
10.Chen YK,Wang GW, Raduleson DC, and Eastman LF. Comparison of microwave performance between single-gate and dualgate MODFET’s. 
IEEE Electron Device Lett. 1988;9:59-4. 
11.Long W, Ou H, Kuo JM, and Chin KK. Dual-material gate (DMG) field effect transistor, IEEE Trans. Electron. Devices 1999;46:865-70. 
12. Chaudhry A and Kumar MJ. Controlling short-channel effects in deep submicron SOI MOSFET’s for improved reliability. A review  
IEETrans. Device Mater. Rel  2005;4:260-68 . 
13.Reddy GV and Kumar MJ. A new dual-material double-gate (DMDG) nanoscale SOIMOSFET—Two-dimensional analytical modeling and 
simulation. IEEE Trans. Nanotechnol 2005;4: 260-68. 
14. Sharma RK, Gupta R,Gupta M, and Gupta RS. Dual material double gate SOI n-MOSFET: Gate misalignment analysis IEEE Trans.Electron. 
Devices, 2009; 56:1284-91. 
 15.Chaudhry A and Kumar MJ. Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET IEEE Trans. 
ElectronDevices 2004;51:1463-67. 
16. Chakraborty S, Mallik A, and Sarkar CK. Sub threshold performance of dual-material gate CMOS devices and circuits for ultralow power 
analog/mixed-signal applications IEEE Trans. Electron Devices 2008 ; 55:827-32. 
17. Yuan J and Woo JCS .A novel split-gate MOSFET design realized by a fully silicided gate process for the improvement of transconductance 
and output resistance IEEE Electron Device Lett 2005;26: 829-31. 
18. Sharma RK, Gupta M, and Gupta RS.TCAD assessment of device design technologies for enhanced performance of Nanoscale DG MOSFET 
IEEE Trans. Electron. Devices. 2011;58:2936-43. 
19. Sharma RK. Device design engineering for optimum analog /RF performance of Nanoscale DG MOSFET IEEE Trans. Nanotechnology 
2012; 992: 11-5. 
20.Song SC, Luan HF, Chen YY, Gardner M, Fulford J,Allen M, and Kwong DL. Ultra thin (<20Å) CVD Si N gate dielectric for deep-sub-
micron CMOS devices. In: IEDM Tech. Dig 1998.  p. 373–376. 
21.  Santa Clara CA, ATLAS Users Manual. Silvaco International; 2010. 
